LOGIC ELEMENT CONNECTION INFORMATION COMPILING METHOD

Patent number:

JP2004021315

Publication date:

2004-01-22

Inventor:

TAKIGUCHI MASAMI; KURETSUBO MASAHIKO

Applicant:

RENESAS TECHNOLOGY CORP;; RENESAS LSI

DESIGN CORP

Classification:

- International:

G06F17/50; H01L21/82

- european:

Application number: JP20020171630 20020612


Priority number(s):

Report a data error here

Abstract of JP2004021315

PROBLEM TO BE SOLVED: To acquire logic element connection information in which the number of pins to be newly generated in a connection destination module is small, and alternate wiring is small.

SOLUTION: The least significant module among modules including all additional elements selected from change instruction information is defined as a module under processing, and modules including elements to which the additional elements are connected are extracted one by one from underlayer modules included in the module under processing, and evaluation points at the time of arranging the additional elements are calculated (steps ST1 to ST3). When modules whose evaluation points have positive values are present (step ST4: Yes), the module whose evaluation point is the highest(any one module when there are a plurality of such modules) is defined as the module under processing (steps ST to ST3). When only modules whose evaluation points are not more than 0 are found (a step ST4: No), the module under processing at that time is defined as an arrangement destination module (a step ST6).



Data supplied from the **esp@cenet** database - Patent Abstracts of Japan



Generated Document.

(11) Publication number: 2004021315 A

PATENT ABSTRACTS OF JAPAN

(21) Application number: **2002171630**

(51) Intl. Cl.: **G06F 17/50** H01L 21/82

(22) Application date: **12.06.02**

(43) Date of application

(30) Priority:

publication:

states: (84) Designated contracting

22.01.04

(71) Applicant: RENESAS TECHNOLOGY CORP RENESAS LSI DESIGN CORP

(72) Inventor: TAKIGUCHI MASAMI KURETSUBO MASAHIKO


(74) Representative

CONNECTION COMPILING METHOD INFORMATION (54) LOGIC ELEMENT

(57) Abstract:

connection destination module is pins to be newly generated in a acquire logic element connection small, and alternate wiring is small information in which the number of PROBLEM TO BE SOLVED: To step ST6). an arrangement destination module (a only modules whose evaluation points are not more than 0 are found elements are calculated (steps ST1 to processing at that time is defined as (a step ST4: No), the module under processing (steps ST to ST3). When defined as the module under are a plurality of such modules) is are present (step ST4: Yes), the evaluation points have positive values one by one from underlayer modules elements are connected are extracted elements to which the additional processing, and modules including defined as a module under change instruction information is additional elements selected from module among modules including all module whose evaluation point is the ST3). When modules whose processing, and evaluation points at SOLUTION: The least significant nighest(any one module when there included in the module under he time of arranging the additional

COPYRIGHT: (C)2004, JPO



2004021315 A

DELPHION

Select CR No active trail



My Account

RESEARCH

PRODUCTS

INSIDEDELPHION

Search: Quick/Number Boolean Advanced Derwent

Help

The Delphion Integrated View

Get Now: PDF | More choices.

Tools: Add to Work File: Create new Work File

Add

View: INPADOC | Jump to: Top

Go to: Derwent

Email this to a friend

⊗Title: JP04021315A2: OVERVOLTAGE PREVENTING CIRCUIT

Derwent Title: Overvoltage protection circuit for telephone subscriber line - has current interruption switch circuits connected respectively and turned off with overvoltage detection NoAbstract Dwg 1/4 Derwent Record

Country: JP Japan

®Kind:

₱ Inventor: **FUJIWARA KENJI**

ISE NOBORU; TSUTSUMI KENJI;

SHIMOZONO RYOJI;

* Assignee: **FUJITSU LTD**

News, Profiles, Stocks and More about this company

Published / Filed 1992-01-24 / 1990-05-14

₽ Application JP1990000124403


₩IPC Code: Number H02H 3/20; H04M 3/18; H04M 3/22; H04Q 3/42

Priority Number: 1990-05-JP1990000124403

8 Abstract PURPOSE: To obtain an overvoltage preventing circuit which

overcurrent is applied, and a detector for latching the detected to a voltage of a normal state and to be cut OFF when an providing a current breaker so balance-connected as to short-circuit insulating state obtained for the purpose of a circuit protection by automatically recovers when a malfunction is eliminated due to an

output of an overvoltage source cross-contact to output it.



subscriber's line 14a → a current breaker 11-1 → a receiver side → a operated by an external control input. The circuit can be protected cross-contact, and if the cross-contact is eliminated, the breakers stop supplying of a current. Thus, the breakers 11-1, 11-2 become applies an overvoltage detection signal to the current breaker to current breaker 11-2 → subscriber's line 14b, and a detector 12 source cross- contacts an overcurrent flows in a circuit of a the lines are stopped during the cross-contact, a selector 13 is currents or voltages of the lines 14a, 14b during an overvoltage 11-1, 11-2 are recovered to a conducting state. If the insulation of insulating states of no current. The detector 12 monitors the CONSTITUTION: If subscribers' lines 14a, 14b have overvoltage

by the above operation. COPYRIGHT: (C)1992,JPO&Japio

8 Family:

8 Other Abstract

None None

Info







Nominate this for the Gallery...

THOMSON

Powered by VETITY

Subscriptions | Web Seminars | Privacy | Terms & Conditions | Site Map | Contact Us | Help Copyright © 1997-2005 The Thomson Corporation

This Page is Inserted by IFW Indexing and Scanning Operations and is not part of the Official Record

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images include but are not limited to the items checked:

BLACK BORDERS

IMAGE CUT OFF AT TOP, BOTTOM OR SIDES

FADED TEXT OR DRAWING

BLURRED OR ILLEGIBLE TEXT OR DRAWING

SKEWED/SLANTED IMAGES

COLOR OR BLACK AND WHITE PHOTOGRAPHS

GRAY SCALE DOCUMENTS

LINES OR MARKS ON ORIGINAL DOCUMENT

REFERENCE(S) OR EXHIBIT(S) SUBMITTED ARE POOR QUALITY

IMAGES ARE BEST AVAILABLE COPY.

☐ OTHER:

As rescanning these documents will not correct the image problems checked, please do not report these problems to the IFW Image Problem Mailbox.